Physics Stack Exchange is a question and answer site for active researchers, academics and students of physics. It's 100% free.

Sign up
Here's how it works:
  1. Anybody can ask a question
  2. Anybody can answer
  3. The best answers are voted up and rise to the top

In a modern 0.35μm CMOS processor, the gate oxide thickness is around 80Å = 8nm. This gives us a capacitance per unit area of $430nF/cm^2$

I am not getting how one gets this capacitance per unit area. Can anyone explain this? (i.e. how formula are constructed and used.)

share|cite|improve this question
Perhaps is a better home? – Qmechanic Jan 13 '13 at 7:52
up vote 1 down vote accepted

Capacitance of area A, dielectric thickness d is, $$ C=\frac{\epsilon_{0}\epsilon_{r}A}{d} $$ where permittivity of free space is $\epsilon_{0}=8.85\times 10^{-12} {\rm~F/m}$ and the relative permittivity of silicon dioxide is $\epsilon_{r}=4.5$ at $f=1{\rm~kHz}$ (Kaye and Laby 14th edition). Put $A=1{\rm~cm}^{2}$, $d=8{\rm~nm}$ and one gets $C=498{\rm~nF}$. I guess the overestimate is because the relative permittivity is less at higher frequencies typical of ICs.

share|cite|improve this answer

Your Answer


By posting your answer, you agree to the privacy policy and terms of service.

Not the answer you're looking for? Browse other questions tagged or ask your own question.